How to generate a SMI interrupt programmatically?

NTDEV
1

hello, everyone.

I meet some problems about to generate a SMI exception to enter in SMM mode.

Does anyone know how to program the chipset 865 (ICH5 I think) to generate
the
trigger on the SMI# processor’s pin?

I need this for write a very powerful watchdog system without any
interference with
other maskable interrupts and because the SMI’s priority is higher than NMI.

Thanks a lot!

Paolo

Ing. Paolo Margari, PHD
Research & Development Director

Studio di Informatica
via L. Sanfelice, 25
I-50133 Firenze - Italy

Tel. +39 055 561420
Fax +39 055 81131184
mobile +39 335 6122211

e-mail: xxxxx@tin.it
xxxxx@tuttopmi.it

Privacy and Confidentiality Notice:
The information contained in this electronic mail message is intended for
the named recipient(s) only. It may contain privileged and confidential
information. If you are not an intended recipient, you must not copy,
forward, distribute or take any action in reliance on it. If you have
received this electronic mail message in error, please notify the sender
immediately.

2

Look up SMI Command Port in your Intel manual. It’s probably I/O Port 0xB2
in that chipset, as it is in most Intel chipsets.

While that was the answer to the question you asked, I would also suggest
that you look very hard at other solutions, as SMIs may not get you the
speed that you want. Many BIOSes run uncached, so you may have a 2ms SMM
entry latency.

–
Jake Oshins
Windows Base Kernel Team

This posting is provided “AS IS” with no warranties, and confers no rights.
OR if you wish to include a script sample in your post please add “Use of
included script samples are subject to the terms specified at
http://www.microsoft.com/info/cpyright.htm”

“Paolo (TIN)” wrote in message news:xxxxx@ntdev…
>
> hello, everyone.
>
> I meet some problems about to generate a SMI exception to enter in SMM
mode.
>
> Does anyone know how to program the chipset 865 (ICH5 I think) to generate
> the
> trigger on the SMI# processor’s pin?
>
> I need this for write a very powerful watchdog system without any
> interference with
> other maskable interrupts and because the SMI’s priority is higher than
NMI.
>
> Thanks a lot!
>
> Paolo
>
>
> --------------------------------------------------------------------------
–
> ----
>
> Ing. Paolo Margari, PHD
> Research & Development Director
>
> Studio di Informatica
> via L. Sanfelice, 25
> I-50133 Firenze - Italy
>
> Tel. +39 055 561420
> Fax +39 055 81131184
> mobile +39 335 6122211
>
> e-mail: xxxxx@tin.it
> xxxxx@tuttopmi.it
>
> ----------------------------------
> Privacy and Confidentiality Notice:
> The information contained in this electronic mail message is intended for
> the named recipient(s) only. It may contain privileged and confidential
> information. If you are not an intended recipient, you must not copy,
> forward, distribute or take any action in reliance on it. If you have
> received this electronic mail message in error, please notify the sender
> immediately.
> ----------------------------------
>
>
>