Hi Eric,
Do you remember if it was streaming or memory mapped mode
I remember that we setup a set of S/G descriptors, and did a series of discrete transfers between host memory and FPGA memory (IOW, we didn’t continually stream data into host memory using XDMA… when we did this, we used the Address Translator).
I’m sorry I can’t be more helpful.
Peter