Windows System Software -- Consulting, Training, Development -- Unique Expertise, Guaranteed Results


Before Posting...

Please check out the Community Guidelines in the Announcements and Administration Category.

More Info on Driver Writing and Debugging

The free OSR Learning Library has more than 50 articles on a wide variety of topics about writing and debugging device drivers and Minifilters. From introductory level to advanced. All the articles have been recently reviewed and updated, and are written using the clear and definitive style you've come to expect from OSR over the years.

Check out The OSR Learning Library at:


OSR_Community_UserOSR_Community_User Member Posts: 110,217
[email protected] said:
> There are probably those more knowledgeable about PCI than I, but I
> will offer my opinion.? I don't think this type of scheme will meet
> PCI 2.x specs, just because of the reasons you stated.? All PCI
> devices must respond to the configuration address space at all times.


We deal with a similar situation by using a PLX9080 to provide the
PCI interface. This handles the configuration space so that we can
do neato things like let the driver reload the FPGA at will. The
FPGA does *not* implement anything PCI, that is up to the PLX chip.

Which by the way is a "bridge" chip (PCI to i960 bus) but not a PCI-to-PCI

Steve Williams "The woods are lovely, dark and deep.
[email protected] But I have promises to keep,
[email protected] and lines to code before I sleep, And lines to code before I sleep."
Sign In or Register to comment.

Howdy, Stranger!

It looks like you're new here. Sign in or register to get started.

Upcoming OSR Seminars
OSR has suspended in-person seminars due to the Covid-19 outbreak. But, don't miss your training! Attend via the internet instead!
Kernel Debugging 13-17 May 2024 Live, Online
Developing Minifilters 1-5 Apr 2024 Live, Online
Internals & Software Drivers 11-15 Mar 2024 Live, Online
Writing WDF Drivers 20-24 May 2024 Live, Online